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Front-End ASIC for a Silicon Compton Telescope 
Gianluigi De Geronimo, Jack Fried, Elliot Frost, Bernard F. Phlips, Emerson Vernon, and Eric A. Wulf 
Abstract - We describe a front-end application specific integrated 
circuit (ASIC) developed for a silicon Compton telescope. Com- 
posed of 32 channels, it reads out signals in both polarities from 
each side of a Silicon strip sensor, 2 mm thick 27 cm long, charac- 
terized by a strip capacitance of 30 pF. Each front-end channel 
provides low-noise charge amplification, shaping with a stabilized 
baseline, discrimination, and peak detection with an analog mem- 
ory. The channels can process events simultaneously, and the read 
out is sparsified. The charge amplifier makes uses a dual-cascode 
configuration and dual-polarity adaptive reset, The low-hysteresis 
discriminator and the multi-phase peak detector process signals 
with a dynamic range in excess of four hundred. An equivalent 
noise charge (ENC) below 200 electrons was measured at 30 pF, 
with a slope of about 4.5 electrons I pF at a peaking time of 4 p. 
With a total dissipated power of 5 mW the channel covers an en- 
ergy range up to 3.2 MeV. 
I. INTRODUCTION 
A large field-of-view silicon Compton telescope was recently 
proposed for detecting Special Nuclear Materials (SNMs) [ 1-51. 
Among other advantages, this instrument can operate at room 
temperature and achieve a high signal-to-noise ratio by reduc- 
ing the background to the events that are reconstructed to the 
same location as the source of interest [6]. Other applications 
that can benefit from this development include nuclear astro- 
physics, high-energy solar observations, and nuclear medical 
imaging [2]. 
The Compton telescope, shown in Fig. 1, is composed of 24 
layers of 3 x 3 sensor arrays. Each array contains nine double- 
sided 2-mm thick silicon sensors each of 9 x 9 cm’, bearing 
orthogonal strips on the opposite sides. The strips are daisy- 
chained in both directions, realizing a total of 192 strips per 
side, each about 27 cm long (pitch = 1.4 mm). A bias voltage is 
applied to deplete the sensors, and the charge generated by the 
ionizing event induces on the strips a positive or a negative 
charge, depending on the sensor’s side. The orthogonal ar- 
rangement allows the reconstruction of the position of the event 
in each layer. 
( 4  @) 
Fig. 1. Picture illustrating the concept of the Compton telescope (a), composed 
of 24 layers @) of 3x3 daisy-chained silicon strip sensor arrays. 
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To read out the signals from the 9216 strips (4608 for each 
polarity), a low-noise application specific integrated circuit 
(ASIC) is required. When connected to the strips that are char- 
acterized by a capacitance of about 30 pF, the ASIC must pro- 
vide a resolution better than 3 keV FWHM (about 360 electrons 
rms), covering an energy range of 1.6 MeV without dissipating 
more than a few mW per channel. 
The ASIC discussed here was developed for this purpose 
jointly by the Naval Research Laboratory (NRL) and Brook- 
haven National Laboratory (BNL). In this paper, we describe 
the ASIC’s architecture, and report our first experimental re- 
sults. 
11. ARCHITECTURE OF THE ASIC 
Fig. 2 shows the architecture of the ASIC that comprises 32 
front-end channels, 32: 1 multiplexers, bias circuitry, a test- 
pulse generator, two 10-bit DACs for threshold and test pulse 
control, configuration registers, and logic to control the acquisi- 
tion, readout, and configuration. Each channel implements a 
low-noise charge amplifier, a shaper with stabilized baseline, a 
discriminator with trimming, and a peak detector with analog 
memory. Details of some of these circuit blocks are given be- 
low. 
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Fig. 2. Architecture of the 32-channel ASIC. 
The charge amplifier input MOSFET MI is a p-channel of 
gate length L = 0.36 pm, and gate width W = 3 mm (30 pm x 
100 fingers). Biased at a drain current of 400 PA, the MOSFET 
is optimized for an external input capacitance of 30 pF [7]. 
With a transconductance g,,, 9 mS and a gate capacitance C,, 
4.8 pF, it contributes to the equivalent noise charge (ENC) with 
about 270 electrons at 1 ps peaking time with the 30 pF input 
load. 
The charge-amplification section (charge amplifier in Fig. 2) 
has three stages (see Fig. 3), all based on the adaptive continu- 
ous reset configurations discussed in [8] and [9]. The feedback 
capacitor of the first stage is 300 F. The first and the second 
stage provide, respectively, a charge gain of 14 and 4. The third 
stage provides a signal inversion, which is enabled only for a 
negative input charge polarity (dotted lines in Fig. 3), and by- 
passed in the other case (dashed line in Fig. 3). To have each 
reset stage to properly operate with either the negative or the 
positive input charge, a combination of both classical and mir- 
ror configurations is simultaneously implemented and alterna- 
tively enabled (MOSFETs indicated either in red for negative 
input charge polarity, and in blue with dots for the other case) 
depending on the input charge’s polarity. The output of the last 
stage (the second or the third depending on the polarity), is con- 
nected to the virtual ground input of the shaping amplifier. 
Fig. 3. Multi-stage charge amplification with adaptive continuous reset for 
operating with both polarities of input charge. The output is connected to the 
virtual ground input of the shaping amplifier. 
To match the 30 pF strip capacitance, the input MOSFET M1 
has a relatively large gate size, which entails a small output 
resistance, rol 9 WZ, and a relatively large gate-to-drain ca- 
pacitance, C,,, 1.1 pF. To achieve a high voltage gain and 
wide bandwidth, the voltage amplifier typically implements a 
cascode, where the current is about one tenth of the drain cur- 
rent of MI. In our case, due to the small rol and large c g d l ,  a 
single cascode (SCS) configuration, based on one MOSFET Mc 
as shown in Fig. 4(a), would considerably limit the amplifier‘s 
performance. With its relatively high input impedance, the SCS 
limits the dc gain and adds a pole at the drain of M1 at relatively 
low fiequency. In addition, it affects the pole-zero cancellation 
of the charge amplifier because of the contribution fiom C, 
which, multiplied by the gate-to-drain voltage gain of M1, inte- 
grates a non-negligible amount of the signal charge. The result- 
ing effective increase in the overall feedback capacitance intro- 
duces an error in the pole-zero cancellation. 
To improve the performance, the input impedance of the cas- 
code must be reduced. We analyzed two solutions, both fie- 
quently adopted by designers: the amplified cascode (ACS) 
shown in Fig. 4(b), and the dual cascode (DCS) shown in Fig. 
4(4. 
. 4  
The ACS controls the gate voltage of Mc through a feedback 
loop realized using the voltage amplifier MA. The DCS has a 
second cascode MD, located between MI and Mc, operating at 
the same current as MI. We compare the three configurations in 
Fig. 4 analyzing them in terms of impedance at the drain of M1, 
amplifier dc voltage gain, bandwidth, noise, voltage drop, and 
dissipated power. 
and (gd ,  roD, C@D, CgdD) are, respectively, the transconduc- 
tance, output resistance, gate-to-source, and gate-to-drain ca- 
pacitance of Mc, MA, and MD, while rc is the resistance of the 
current source, IC. In all cases and for all MOSFETs we assume 
a dc gain gmr0 >> 1. 
In terms of the impedance, Zdd, at the drain of MI, the com- 
parison can be done at low fiequency. It results in the corre- 
sponding resistances rad: 
In the following, (gmC, roc, CgsC, CgdC), (gmA, roA, CgA, CgdA), 
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‘dd rol rc +roc ACS 
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and, within the typical cases of rc >> roc and rc >> roDgmcroc, 
both the ACS and DCS exhibit a similar rdd performance. 
In terms of the amplifier’s dc voltage gain, &, the results 
are: 
So, again, within the typical cases, both the ACS and DCS ex- 
hibit comparable & performance. 
In terms of bandwidth, the SCS introduces in the amplifier’s 
voltage transfer function only one pole (time constant q), while 
the ACS and the DCS introduce two poles (time constants T~ 
and T~), but at higher fiequency. For the case of the ACS the 
two poles can be complex conjugate, and consequently, the 
associated phase margin could make difficult for the designer to 
stabilize charge amplifier’s feedback loop. To guarantee real 
poles the ACS must be designed to satisfy the following condi- 
tion: 
and, assuming that (3) is satisfied, the three alternatives perform 
as follows: 
Fig. 4. Alternative cascode configurations: (a) single non-amplified SCS, (b) 
single amplified ACS, and (c) dual DCS. 
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We note that if MA operates with a size and current comparable 
to MD, the ACS and DCS deliver comparable performances. 
In terms of noise, performing for simplicity the calculations 
at low fiequency and assuming an infinite load resistance rc, it 
follows 
- -  - 
where .?;, , V$  and V& are, respectively, the equivalent input 
noise voltages of Mc, MA, and MD, and v:, is the corresponding 
equivalent contribution at the input of the amplifier. If MA op- 
erates with a size and current comparable to MD, the ACS and 
DCS offer similar performances. 
In terms of additional voltage drop compared to the single 
cascode, for the ACS it depends on the gate-to-source voltage 
of MA, while for the DCS it is controlled by the gate bias volt- 
age of MD. Considering that the source-to-drain voltage of MI 
and & can be contained in most cases within very few hun- 
dreds of mV, the two solutions exhibit an equivalent drop. 
In terms of power dissipation, the ACS requires the addi- 
tional current associated with MA that, to contain the noise and 
satisfy (3), can be non-negligible. 
Taking all these findings into consideration, we adopted the 
DCS configuration. The gate width of MD that maximizes the 
bandwidth can be calculated from (4), and it is about one third 
to one fourth of the gate width of MI, depending on the gate 
The charge amplifier in Fig. 3 is followed by a 5” order shap- 
er [ 101 that provides charge to voltage conversion and filtering 
with a peaking time adjustable to OS-, 1-, 2-, and 4-ps. The 
output baseline is stabilized with a band-gap-referenced BLH 
circuit [ 1 11. The overall channel gain can be set to nominal val- 
ues of about 14-, 28- or 56-mVlfC, thus covering an energy 
range up to 3.2 MeV. A low-hysteresis comparator with multi- 
ple-firing suppressor [ 121 accommodates event discrimination 
with a threshold controlled through a 10-bit DAC common to 
all channels, and a 4-bit DAC per channel for equalization. 
Above-threshold events are processed by a multi-phase peak 
detector with analog memory [12, 131. 
The acquisition is enabled by setting the external LVDS 
(Low Voltage Differential Signal) Enable at high; it can be 
automatically disabled either when a first channel crosses the 
threshold, or when a first channel finds the peak. An LVDS 
- 
width of Mc. 
Flag, which can be released either at the first peak found or 200 
ns later, indicates one or more successfhl acquisitions. Users 
can set the delay, during which other channels may be process- 
ing events, after which the read out of the measured amplitudes 
can start. The Chipselect high sets the ASIC in the readout 
mode, and at each LVDS Clock, the peak amplitude and the 
address of those channels that processed the above-threshold 
events are made sequentially available at dedicated outputs (one 
analog output for the peak amplitudes, five digital outputs for 
the address), thus providing sparsification. 
Each channel implements a 200 fF test capacitor connected 
to the input, with another terminal connected to an on-chip 
pulse generator. The pulse generator is triggered with the LVDS 
clock TestCk, and has an amplitude adjustable with a dedicated 
10-bit DAC. Additional ASIC hc t ions  include per channel 
masking, channel shaper output monitor, and a DACs monitor. 
Fabricated in CMOS 0.25 pm, the ASIC has 80 pads and 
measures about 5 mm x 5 mm. The channel itself is 4.2 mm x 
120 pm and dissipates about 4 mW. The entire ASIC system 
dispels about 160 mW, yielding an effective power per channel 
of about 5 mW. Fig. 5 is a picture of the die. 
Fig. 5. Picture of the 5 mm x 5 mm die. 
111. FIRST EXPERIMENTAL RESULTS 
The ASIC initially was characterized without sensor and 
then, in preliminary experiments, with a sensor; we report here 
the most relevant results. 
Fig. 6 illustrates the response of the channel to a negative 
charge of about 25 fC for the four peaking times and three gain 
settings. The baseline is about 260 mV. We measured an inte- 
gral linearity error below +/- 0.25 % (+/- 0.4 % at 0.5 ps peak- 
ing time) for amplitudes of output signal up to 2.25 V (includ- 
ing the 260 mV baseline), corresponding to an input charge up 
to 140 fC at the lowest gain setting. A channel-to-channel dis- 
persion of about 5 mV rms and 1.6 % rms (3.7 % rms at 0.5 ps 
peaking time) respectively characterized the baseline and gain. 
The ENC versus external input capacitance is shown in Fig. 7 
for the four peaking time settings, measured at each of the three 
gain settings. Fig. 7(a) shows the case of negative charge ampli- 
fication, while Fig. 7(b) shows the positive. A noise slope from 
about 4.5 e‘lpF at 4 ps to about 12 e-IpF at 0.5 ps was extracted 
for both. 
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Fig. 6. Measured pulse response to a negative charge of48 E. 
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Fig. 7. ENC versus external input capacitance for the four peaking time set- 
tings, measured at the three gain settings: (a) negative charge amplification; @) 
positive charge amplification. 
In Fig. 8 we depict the gain versus external input capacitance 
for the same settings. We measured a drop in gain fiom 
3%/100pF at 4 ys to 6%/100pF at 0.5 ys. The stronger depend- 
ence of the gain on the peaking time was apparent in the posi- 
tive charge amplification. We are investigating this effect; it 
might be partially attributed to the edge of internal pulse gen- 
erator, which is non symmetrical with respect to the polarity. A 
20 
gain 9% larger than the nominal was measured at the maximum 
gain setting and at 4ps peaking time, but reduced for shorter 
peaking times. 
In Fig. 9, we plot the measured peak amplitude, processed by 
the discriminator and peak detector circuits, as a h c t i o n  of the 
injected charge. The error in the peak detected amplitude, com- 
pared with the actual shaped pulse amplitude, also is shown. 
The circuits can discriminate and process for peak detection 
amplitudes fiom about 8 mV above baseline (about 0.22 E at 
this gain setting), demonstrating a dynamic range of about 400. 
In this measurement the dynamic range still is limited by the 
hysteresis (about 10 mv) of the comparator in the discrimina- 
tion circuit, as it can be evaluated considering the signal-to- 
noise ratio of about 1400e-/100 e-=14. 
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Fig. 8. Gain versus external input capacitance for the four peaking time set- 
tings, measured at the three gain settings: (a) negative charge amplification; @) 
positive charge amplification. 
Fig. 10 shows a preliminary spectrum of 241Am and "Co a o  
quired at NRL using the ASIC connected to a silicon strip sen- 
sor of 1.7 cm x 1.4 mm x 500 pm. At a temperature of - 40C, 
we obtained a resolution of about 1.4 keV at 59.5 keV with a 
peaking time of 4 ys and at a temperature of -40°C. The 57C0 
peak at 122 keV, with a resolution of 1.5 keV, is also visible. 
The available linear range at this gain setting of 56 mV/E (2.5 
mV/kev) is about 800 keV. 
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Fig. 9. Measured peak amplitude, processed by the discriminator and peak 
detector circuits, versus the input charge. 
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Fig. 10. Spectrum fiom 241Am and 57C0 sources. 
IV. CONCLUSIONS AND FUTURE WORK 
The pel rmance of the ASIC described here, devuped for a 
Silicon Compton telescope based on 30 cm long silicon strips, 
is in good agreement with the design. It has relatively small 
margins for improvement and indeed might be ready for the 
application. We plan to undertake extensive characterization 
with the sensors and report our findings soon. 
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